

CLAIMS

1 1. The method for manufacturing and testing semiconductor components comprising
2 the steps of:

3

4 providing a plurality of semiconductor devices;

5

6 providing a device carrier, said carrier having interconnect wiring therein
7 sufficient for both testing and end use operation of said semiconductor devices;

8

9 attaching said semiconductor devices to said carrier;

10

11 testing said devices via said wiring; and

12

13 dividing said carrier into a plurality of components wherein each said component
14 contains at least one said semiconductor device.

1 2. The method according to claim 1, further comprising the step of installing one
2 said component on a next level of assembly without separating said device from
3 said carrier.

1 3. The method according to claim 1, further comprising the step of installing one
2 said component in an information handling system without separating said device
3 from said carrier.

1 4. The method according to claim 1, wherein said carrier comprises a printed circuit
2 board or a flex.

1 5. The method according to claim 1, wherein each of said semiconductor devices
2 comprises a plurality of leads and wherein said carrier comprises contacts for
3 external connection, the method further comprising the step of providing a lead
4 reduction mechanism on said carrier, said lead reduction mechanism connected to
5 said carrier contacts.

1 6. The method according to claim 5, wherein said lead reduction mechanism
2 comprises a built-in self-test engine.

1 7. The method according to claim 6, wherein each semiconductor device comprises
2 one said built-in self-test engine.

1 8. The method according to claim 7, wherein said built-in self-test engine includes
2 less than ten external contacts for controlling said test engine, and wherein said
3 semiconductor devices are connected in parallel to said external contacts for test
4 or burn-in.

1 9. The method according to claim 7, wherein said semiconductor devices are
2 organized in a plurality of groups on said carrier wherein BIST pads on said
3 devices in each group are connected in parallel to separate external contacts.

1 10. The method according to claim 9, further comprising the step of burning-in or
2 testing groups of devices in parallel with a separate BIST reader for each group.

1 19. The method according to claim 18, wherein said flex comprises leads, said
2 method further comprising separating adjacent leads from each other to facilitate
3 connection to said second carrier.

21. The method according to claim 1, wherein said carrier comprises connectors for connecting semiconductor devices on two sides of said carrier.

1 23. The method according to claim 1, further comprising the step of identifying
2 defective semiconductor devices.

1 25. The method according to claim 23, further comprising the step of removing and
2 replacing said defective semiconductor devices with replacement semiconductor
3 devices.

BUR9-1999-0264-US1

1 ~~32.~~ A semiconductor structure comprising:
2
3 a stack of flex device carriers, at least one semiconductor device mounted to each
4 said flex carrier; and
5
6 an interconnect substrate, wherein said flex device carriers are electrically
7 connected to said interconnect substrate.

0055667.060000